

1. MATERIAL:
1.1 HOUSING: LCP, UL94V-0; COLOR: BLACK
1.2 CONTACT: COPPER ALLOY.
1.3 MOUNTING EAR: STAINLESS STEEL.
1.4 SHIELDING: COOPER ALLOY.




2.1 CONTACT:
50u" MIN. NICKEL PLATING OVERALL.
30u" or 15u" MIN. GOLD ON CONTACT AREA.
100u" MIN. MATT TIN PLATING ON SOLDER TAIL.

2.2 MOUNTING EAR:
100u" MIN. MATT TIN PLATING ON SOLDER AREA.


PIE***-3*00-001-0H



- CONTACT AREA PLATING:

5: 30u" GOLD ON CONTACT AREA.
3: 15u" GOLD ON CONTACT AREA.



P/N:	DIM.A	DIM.B ^{+0.15} _{-0.05}	DIM.C±0.10	DIM.D±0.23	DIM.E±0.40	CONNECTOR LINK WIDTH
164	70.00	71.65	73.15	89.00	91.00	X16



X.± 0.50	X.°± 3°	PART NO.: PIE***-3*00-001-0H	LUXSHARETECH		
.X± 0.25	.X°± 2°				
.XX± 0.20	.XX°± 1°	TITLE: PCIE SLOT SMT TYPE CONNECTOR	SUPPLIER P/N:		
.XXX± 0.15	.XXX°± 0.5°				
UNITS:	mm				
THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LUXSHARE-ICT AND SHALL NOT BE REPRODUCED, COPIED OR CUED IN ANY MANNER WITHOUT THE PRIOR WRITTEN CONSENT OF LUXSHARETECH		APPD: Rongzhe Guo 2024.03.05	DWG NO: PIE164-3500-001-0H-000		
		CHKD: Hengshan Cheng 2024.03.05			
		DRAW: Mengmeng Zhao 2024.03.05		SCALE 1:1	SHEET 1/1



ADD-IN-CARD DIM.

The diagram illustrates the recommended PCB layout for the device. Key dimensions and features include:

- Overall Dimensions:** DIM.H (total height), DIM.J (main body height), and DIM.K (total width).
- Top Edge:** A 4.50mm dimension from the left edge to the start of the main body. A 10.00mm dimension is shown for the top edge of the main body.
- Left Edge:** A 4.60±0.05mm dimension from the top edge to the center of the left pin.
- Pin Dimensions:** The left pin has a diameter of $\phi 1.20 \pm 0.05$ and a length of 1.65mm. The right pin has a diameter of $\phi 0.10 \text{ D}$ and a length of 1.80mm.
- Internal Features:** A central cavity with a diameter of $\phi 0.10 \text{ D}$ and a depth of 0.53±0.05mm. A 1.00mm dimension is shown for the width of the cavity.
- Right Edge:** A 5.00mm dimension from the top edge to the center of the right pin. A 2x 3.00±0.1mm dimension is shown for the right edge of the main body.
- Bottom Edge:** A 4.60±0.05mm dimension from the bottom edge to the center of the left pin.
- Other Dimensions:** 1.35mm, 1.00mm PITCH, and 0.00±0.1 TYP.



POSITION OF MYLAR


PART NO.:	PIE***-3*00-001-0H
TITLE:	PCIe SLOT SMT TYPE CONNECTOR

DRAW: Mengmeng Zhao 2024.03.05

CUSTOMER P/N:

DWG NO:

PIE164-3500-001-0H-000



SCALE

SHEE

REV.

PIN #	Side B			Side A		
	Name	Description	Notes	Name	Description	Notes
1	+12V	+12V power		PRSNT1#	Presense detect	
2	+12V	+12V power		+12V	+12V power	
3	+12V	+12V power		+12V	+12V power	
4	GND	Ground		GND	Ground	
5	SMBCLK	SMBus(System Management Bus) Clock		JTAG2	TCK(Test Clock),clock input for JTAG interface	
6	SMBDAT	SMBus(System Management Bus) Data		JTAG3	TDI(Test Data Input)	
7	GND	Ground		JTAG4	TDO(Test Data Output)	
8	+3.3V	+3.3V power		JTAG5	TMS(Test Mode Select)	
9	JTAG1	TRST#(Test Reset),resets the JTAG interface		+3.3V	+3.3V power	
10	+3.3Vaux	+3.3V auxiliary power		+3.3V	+3.3V power	
11	WAKE#	Signal for Link reactivation		PERST#	Fundamental reset	
Mechanical Key						
12	CLKREQ#	Clock Request Signal		GND	Ground	
13	GND	Ground		REFCLK+	Reference clock differential pair	
14	PETp0	Transmitter differential pair,Lane 0		REFCLK-		
15	PETn0			GND	Ground	
16	GND	Ground		PERp0	Receiver differential pair,Lane 0	
17	PRSNT2#	Presence detect		PERn0		
18	GND	Ground		GND	Ground	
End of the X1 Connector						
19	PETp1	Transmitter differential pair,Lane 1		End of the X1 Connector		
20	PETn1			MFG	Manufacturer Test Mode	
21	GND	Ground		GND	Ground	
22	GND	Ground		PERp1	Receiver differential pair,Lane 1	
23	PETp2	Transmitter differential pair,Lane 2		PERn1		
24	PETn2			GND	Ground	
25	GND	Ground		GND	Ground	
26	GND	Ground		PERp2	Receiver differential pair,Lane 2	
27	PETp3	Transmitter differential pair,Lane 3		PERn2		
28	PETn3			GND	Ground	
29	GND	Ground		GND	Ground	
30	PWRBRK#	Emergency Power Reduction		PERp3	Receiver differential pair,Lane 3	
31	PRSNT2#	Presence detect		PERn3		
32	GND	Ground		GND	Ground	
End of the X4 Connector						
33	PETp4	Transmitter differential pair,Lane 4		RSVD	Reserved	
34	PETn4			End of the X4 Connector		
35	GND	Ground		GND	Ground	
36	GND	Ground		PERp4	Receiver differential pair,Lane 4	
37	PETp5	Transmitter differential pair,Lane 5		PERn4		
38	PETn5			GND	Ground	
39	GND	Ground		GND	Ground	
40	GND	Ground		PERp5	Receiver differential pair,Lane 5	
41	PETp6	Transmitter differential pair,Lane 6		PERn5		
42	PETn6			GND	Ground	
43	GND	Ground		GND	Ground	
44	GND	Ground		PERp6	Receiver differential pair,Lane 6	
45	PETp7	Transmitter differential pair,Lane 7		PERn6		
46	PETn7			GND	Ground	
47	GND	Ground		GND	Ground	
48	PRSNT2#	Presence detect		PERp7	Receiver differential pair,Lane 7	
49	见续表	见续表		PERn7		
				GND	Ground	

PIN #	Side B			Side A		
	Name	Description	Notes	Name	Description	Notes
49	GND	Ground		见上表	见上表	
50	PETp8	Transmitter differential pair,Lane 8		RSVD	Reserved	
51	PETn8			GND	Ground	
52	GND	Ground		PERp8	Receiver differential pair,Lane 8	
53	GND	Ground		PERn8		
54	PETp9	Transmitter differential pair,Lane 9		GND	Ground	
55	PETn9			GND	Ground	
56	GND	Ground		PERp9	Receiver differential pair,Lane 9	
57	GND	Ground		PERn9		
58	PETp10	Transmitter differential pair,Lane 10		GND	Ground	
59	PETn10			GND	Ground	
60	GND	Ground		PERp10	Receiver differential pair,Lane 10	
61	GND	Ground		PERn10		
62	PETp11	Transmitter differential pair,Lane 11		GND	Ground	
63	PETn11			GND	Ground	
64	GND	Ground		PERp11	Receiver differential pair,Lane 11	
65	GND	Ground		PERn11		
66	PETp12	Transmitter differential pair,Lane 12		GND	Ground	
67	PETn12			GND	Ground	
68	GND	Ground		PERp12	Receiver differential pair,Lane 12	
69	GND	Ground		PERn12		
70	PETp13	Transmitter differential pair,Lane 13		GND	Ground	
71	PETn13			GND	Ground	
72	GND	Ground		PERp13	Receiver differential pair,Lane 13	
73	GND	Ground		PERn13		
74	PETp14	Transmitter differential pair,Lane 14		GND	Ground	
75	PETn14			GND	Ground	
76	GND	Ground		PERp14	Receiver differential pair,Lane 14	
77	GND	Ground		PERn14		
78	PETp15	Transmitter differential pair,Lane 15		GND	Ground	
79	PETn15			GND	Ground	
80	GND	Ground		PERp15	Receiver differential pair,Lane 15	
81	PRSNT2#	Presence detect		PERn15		
82	RSVD	Reserved		GND	Ground	

X.± 0.50

.X± 0.30

.XX± 0.20

.XXX± 0.10

UNITS:

X.°± 3°

.X°± 2.5°

.XX°± 1.5°

.XXX°± 0.5°

mm

PART NO.:
PIE***-3*00-001-0H

TITLE:
PCIE SLOT SMT TYPE CONNECTOR

APPD: Rongzhe Guo 2024.03.05

CHKD: Hengshan Cheng 2024.03.05

DRAW: Mengmeng Zhao 2024.03.05

LUXSHARETECH

CUSTOMER P/N:
/

DWG NO:
PIE164-3500-001-0H-000

SCALE
1:1

SHEET
3/3

REV.
A2

THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LUXSHARETECH AND SHALL NOT BE REPRODUCED, COPIED OR CUED IN ANY MANNER WITHOUT THE PRIOR WRITTEN CONSENT OF LUXSHARETECH